An optimized fully-passive noise-shaping SAR ADC with integration capacitor reuse technique
نویسندگان
چکیده
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملA 12b-ENOB 61μW Noise-Shaping SAR ADC with a Passive Integrator
This paper presents a novel noise shaping SAR architecture that is simple, robust and low power. It is fully passive and only needs minor modification to a conventional SAR ADC. Through a passive integrator, quantization noise, comparator noise and DAC noise are shaped with a noise transfer function of (1 − 0.75z−1). Unlike conventional multi-bit deltasigma ADCs, both the noise transfer functio...
متن کاملAn Optimized DAC Timing Strategy in SAR ADC with Considering the Overshoot Effect
In this paper, we report an ultra-low power successive-approximation-register (SAR) analog-to digital converter (ADC) by using a DAC timing strategy with considering overshoot effect to increase the sampling rate. This ADC is simulated for power supplies voltage of 0.6 V and 1.2 V in a 130-nm CMOS technology. The results indicate an ENOB greater than 9.3 bits for its full sampling-rate range (4...
متن کاملEnergy-efficient and reference-free monotonic capacitor switching scheme with fewest switches for SAR ADC
A novel switching scheme for low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive approximation register (SAR) analogue to-digital converters (ADCs) is presented which requires only 2 references, VREF and ground. With the monotonic capacitor switching procedure and C-2C dummy capacitor, the proposed switching scheme achieves 90.61% less switching energy, 7...
متن کاملDesign of an intrinsically-linear double-VCO-based ADC with 2nd-order noise shaping
This paper presents the modeling and design consideration of a time-based ADC architecture that uses VCOs in a high-linearity, 2-order noise-shaping delta-sigma ADC. Instead of driving the VCO by a continuous analog signal, which suffers from the nonlinearity problem of the VCO gain, the VCO is driven in an intrinsically linear way, by a time-domain PWM signal. The two discrete levels of the PW...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2020
ISSN: 1349-2543
DOI: 10.1587/elex.17.20200193